‏‎a 10-bit 50-ms/s parallel successive-approximation analog-to-digital converter‎‏

پایان نامه
  • وزارت علوم، تحقیقات و فناوری - دانشگاه ارومیه
  • نویسنده حمیدرضا قدامی
  • استاد راهنما خ حدیدی
  • تعداد صفحات: ۱۵ صفحه ی اول
  • سال انتشار 1377
چکیده

‏‎applications such as high definition viedeo reproduction, portable computers, wireless, and multimedia demand, and ever-increasing need for ligh-frequency high-resolution and low-power analog-to-digital converters. flash, two-step flash, and pipeline convertors are fast but consume large amount of power and require large area. to overcome these problems, successive approximation converter blocks can operate in parallel to achieve high speed conversion while require low power and small area. this method relaxes considerably comarator speed. based on this concept, a converter comprised of six successive-approximation converters operating in parallel, was designed. the converter disigned in a double-metal double-poly 1.2-mm cmos process, achieves 50-ms/sec 10-bit conversion. this converter consumes 300-mw power with die area of about 5-mm, total harmonic distortion (thd) of converter is-61db.‎‏

۱۵ صفحه ی اول

برای دانلود 15 صفحه اول باید عضویت طلایی داشته باشید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

signal specific successive approximation analog to digital converter

چکیده: در میان انواع متفاوتی از مبدل های آنالوگ به دیجیتال که تا کنون معرفی شده اند، مبدل های آنالوگ به دیجیتال تقاریب متوالی(sar ) به علت سادگی ساختار و همچنین توان مصرفی کم، همواره یکی از پرکاربرد ترین مبدل های آنالوگ به دیحیتال در کاربرد های بایومدیکال بوده اند. به همین دلیل تاکنون روش های متعددی برای کاهش هرچه بیشتر توان مصرفی در این مبدل ها ارائه شده است که در اکثر آنها توجهی به مشخصات سی...

15 صفحه اول

A 1-V, 10-bit Rail-to-Rail Successive Approximation Analog-to-Digital Converter in Standard CMOS Technology

Two architectures for a 1-V, 10-bit 200-kS/s successive approximation analog-to-digital converter (ADC) implemented in a standard CMOS 0.18 μm digital process are presented. A track-andhold circuit based on a novel implementation of the bootstrapped low-voltage analog CMOS switch with a novel rail-to-rail trackand-latch comparator circuit is described. A pMOS-only ladder containing a rail-to-ra...

متن کامل

DESIGN OF 16-BIT SUCCESSIVE APPROXIMATION ANALOG TO DIGITAL CONVERTER IN 180nm CMOS TECHNOLOY

Nowadays, a larger percentage of mixedsignal applications require energy limited system solutions. Analog to Digital Converters (ADCs) are critical component in most of such systems, hence the stringent requirements on energy consumption requests the ADC design to be low power. Among various ADC architectures, we chose to implement a Successive Approximation Register (SAR) ADC that is one of th...

متن کامل

An 8-bit 50-MS/s CMOS DIGITAL-ANALOG CONVERTER

In this paper a new 8-bit 50-Msample/s CMOS digital-to-analog converter (DAC) is presented. The circuit employs 9 operational transconductance amplifiers (OTAs) and CMOS transistors as switching circuit. The proposed DAC is simulated using SPICE simulation program with 3μm CMOS technology. Simulation results shows verify good performance of the circuit.

متن کامل

16-Bit Monolithic Digital-to-Analog Converter

The PCM54 and PCM55 family of converters are parallel input, fully monotonic, 16-bit digital-to-analog converters that are designed and specified for digital audio applications. These devices employ ultra-stable nichrome (NiCr) thin-film resistors to provide monotonicity, low distortion, and low differential linearity error (especially around bipolar zero) over long periods of time and over the...

متن کامل

An ultra low-power low-voltage switched-comparator successive approximation analog to digital converter

A 9-bit ultra low-power successive approximation analogto-digital converter (SA-ADC), which is able to operate at very low supply voltage, is presented. The low power consumption is achieved by using new switched-comparator architecture. In the proposed architecture the comparator, which is one of the most power hungry blocks of the SA-ADC, is switched off after the decision-making interval as ...

متن کامل

منابع من

با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ذخیره در منابع من قبلا به منابع من ذحیره شده

{@ msg_add @}


نوع سند: پایان نامه

وزارت علوم، تحقیقات و فناوری - دانشگاه ارومیه

میزبانی شده توسط پلتفرم ابری doprax.com

copyright © 2015-2023